Error-correction encoding and decoding

ABSTRACT

A data encoding method includes storing K input data symbols; assigning the symbols to respective symbol locations in a notional square array, having n rows and n columns of locations, to define a plurality of k-symbol words in respective rows; encoding the words by encoding rows and columns of the array dependent on a product code having identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′, thereby to define a codeword, having n 2  code symbols corresponding to respective locations of the array, of a quarter product code defined by C Q ={X−X T −(X−X T ) F :X∈C} where X is an n by n-symbol matrix defining a codeword of the product code, X T  is the transpose matrix of X, and (X−X T ) F  is a reflection of matrix (X−X T ) in the anti-diagonal thereof.

FOREIGN PRIORITY

This application claims priority to Great Britain Patent Application No. 1407279.7, filed Apr. 25, 2014, and all the benefits accruing therefrom under 35 U.S.C. §119, the contents of which in its entirety are herein incorporated by reference.

BACKGROUND

This invention relates to encoding and decoding of data for error-correction purposes in data storage and communications systems. Methods, apparatus and computer programs are provided for encoding data supplied to a data channel, together with corresponding decoding systems and data storage and communications systems employing same.

Error-correction encoding is employed in data storage and communications systems to improve the accuracy with which data can be recovered from the data channel. By encoding data in accordance with an error-correction code (ECC) before supply to the channel, errors at the channel output can be identified and corrected to an extent dependent on the properties of the code. Numerous such ECC schemes are known. One well-known class of ECC scheme is based on product codes. A product code uses two component ECC codes to encode rows and columns of a notional two-dimensional array of input data. The basic principle of these codes is indicated in FIG. 1 of the accompanying drawings and is described briefly below.

The basic structure of an exemplary product code is illustrated schematically in FIG. 1. The input data symbols (which in general may be q^(arY) symbols, having q possible symbol values, where q≧2) are assigned to respective symbol locations in a notional array having n₂ rows and n₁ columns of symbol locations. In this example, k₂×k₁ data symbols are assigned to respective locations in a k₂ by k₁ subarray at the intersection of the first k₂ rows and first k₁ columns of the n₂ by n₁ array. The resulting array of input data symbols is encoded by separately encoding the rows and columns of the array. A first ECC code C1 is used to encode the k_(i)-symbol data word in each row of the array into a length-n₁ C1 codeword. This example uses systematic encoding, whereby the input data is retained in the codeword. In particular, the n₁ code symbols of a C1 codeword are obtained by adding (n₁−k₁) parity symbols after the k₁-symbol data word in a given row. A second ECC code C2 is then used to encode the k₂-symbols in each column of the array into a length-n₂ C2 codeword, here by adding (n₂−k₂) parity symbols at the end of each column. The resulting n₂×n₁ code symbols in the array form the output codeword of the product code. In an extension of this basic idea, an interleaved product code applies the C2 code over s>1 evenly spaced columns of the array, resulting in n₂/s C2 codewords.

Product codes can offer practical encoder/decoder implementations, their decoders being hard-decision based and thus avoiding the various complexity/latency issues associated with soft-decision decoding. Some decoders for interleaved product codes use the technique of iterative decoding based on a graph defined from the basic code structure. Briefly, a bipartite graph can be defined with n₂ right nodes, each corresponding to a C1 codeword, and n₂/s left nodes corresponding to respective C2 codewords. Each right node is connected to each left node by s edges. The s edges connecting a pair of nodes represent the s common symbols at the intersections of the C1 and C2 codewords for those nodes in the notional array described above. Iterative decoding is performed based on the graph by decoding the C1 codewords one-by-one, then decoding the C2 codewords one-by-one. Each time a codeword is successfully decoded, the edges leaving the appropriate node are corrected. The process iterates until decoding is complete.

Another ECC scheme based on product codes is proposed in the context of optical transmission networks in ‘Error correcting coding for OTN’, J. Justesen, IEEE Communications Magazine, September 2010, and ‘Performance of Product Codes and Related Structures with Iterative Decoding’, J. Justesen, IEEE Transactions on Communications, 2011. These codes, referred to as “half product codes”, are based on product codes which use identical codes for the row code C1 and the column code C2. If each component code C1 and C2 is a rate kln code with a code length (i.e., number of symbols in a codeword) of n, and a dimension (i.e., number of data symbols encoded into each codeword) of k, then the resulting product code C has length N=n², dimension K=k², and rate (k/n)². A codeword of C can be defined by an (n by n)-symbol matrix X corresponding to the notional array described above, where each row and column of X is a codeword of the row/column code. The corresponding half product code C_(H) is then defined by

C _(H) ={X−X ^(T) :X∈C}

where X^(T) is the transpose matrix of X. Note that, if X is a codeword then so is X^(T) because the row and column codes are the same. By construction, every codeword Y_(H) of C_(H) has a zero diagonal (where the diagonal is defined here as the line of symbols extending diagonally across the (n by n)-symbol matrix Y_(H) from the top left symbol to the bottom right symbol). That is, all symbols on the diagonal are of value zero. Since it follows from the definition of C_(H) that Y_(H)=Y_(H) ^(T), the set of n(n−1)/2 symbols in the triangular subarray on each side of the diagonal is the same. These n(n−1)/2 symbols thus define the codeword Y_(H) whereby the half product code has an effective length ofN_(H)=n(n−1)/2.

Encoding is done as for product codes, but the input data is restricted to the triangular subarray on one side of the diagonal, giving a dimension of K_(H)=k(k−1)/2 for the half product code.

SUMMARY

In one embodiment, a data encoding method includes storing, by a processing device, K input data symbols; assigning the K input data symbols to respective symbol locations in a notional square array, having n rows and n columns of symbol locations, to define a plurality of k-symbol words in respective rows of the array; encoding the k-symbol words by encoding rows and columns of the array in dependence on a product code C having identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′, thereby to define a codeword, having n² code symbols corresponding to respective locations of the array, of a quarter product code C_(Q) defined by C_(Q)={X−X^(T)−(X−X^(T))^(F):X∈C} where X is an (n by n)-symbol matrix defining a codeword of the product code C, X^(T) is the transpose matrix of X, and (X−X^(T))^(F) is a reflection of matrix (X−X^(T)) in the anti-diagonal thereof; and outputting to a data channel the n′(n′−1) code symbols in the codeword of C_(Q) which correspond to respective locations in a triangular subarray confined between the diagonal and anti-diagonal of the array.

In another embodiment, a data encoder includes memory for storing K input data symbols, and encoder logic adapted to: assign the K input data symbols to respective symbol locations in a notional square array, having n rows and n columns of symbol locations, to define a plurality of k-symbol words in respective rows of the array; encode the k-symbol words by encoding rows and columns of the array in dependence on a product code C having identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′, thereby to define a codeword, having n² code symbols corresponding to respective locations of the array, of a quarter product code C_(Q) defined by C_(Q)={X−X^(T)−(X−X^(T))^(F). X∈C} where X is an (n by n)-symbol matrix defining a codeword of the product code C, X^(T) is the transpose matrix of X, and (X−X^(T))^(F) is a reflection of matrix (X−X^(T)) in the anti-diagonal thereof; and output to a data channel the n′(n′−1) code symbols in the codeword of C_(Q) which correspond to respective locations in a triangular subarray confined between the diagonal and anti-diagonal of the array.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates codeword construction for an exemplary product code;

FIG. 2 is a schematic representation of data storage apparatus embodying the invention

FIG. 3 is a schematic block diagram of a quarter product code encoder in the FIG. 2 apparatus;

FIG. 4 illustrates the symmetrical structure of an exemplary quarter product codeword;

FIGS. 5 a and 5 b illustrate assignment of symbols to notional array locations for encoding by the FIG. 3 encoder;

FIG. 6 illustrates a row encoding stage in operation of the encoder;

FIG. 7 illustrates assignment of code symbols to mirror locations in the array for a column encoding stage;

FIG. 8 illustrates the column encoding stage in operation of the encoder;

FIG. 9 indicates selection of output symbols for the encoding operation;

FIGS. 10 a, 10 b, 10 c, 10 d and 10 e illustrate successive stages in another encoding method in the FIG. 2 encoder;

FIG. 11 is a schematic block diagram of a quarter product code decoder for the FIG. 2 apparatus;

FIG. 12 is a schematic block diagram of an alternative quarter product code decoder;

FIG. 13 indicates derivation of row codewords in operation of the FIG. 12 decoder;

FIG. 14 is a schematic representation of a graph defined in operation of the FIG. 12 decoder;

FIG. 15 is a table of properties of four codes;

FIG. 16 is graph illustrating performance of the properties indicated in FIG. 15; and

FIG. 17 is a schematic representation of data communications apparatus embodying the invention.

DETAILED DESCRIPTION

Ideally an ECC scheme should support the performance criteria, e.g., as to code rate, length, reliability, etc., required by applications and also permit simple, efficient encoder/decoder implementations. Schemes offering flexibility of code design to meet a range of requirements are also advantageous. However, many coding schemes are limited in their application due to inherent properties of the ECC code. By way of example, the most recent consumer-grade 19 nm MLC (multi-level cell) NAND flash memory chips require a BCH (Bose Chaudhuri Hocquenghem) code capable of correcting 40-bits per 1 KB codeword in order to achieve their specification (3000 program/erase cycles and 1 year data retention time). Beyond 3000 program/erase cycles the raw bit-error rate of the flash cells increases quickly, resulting in error-patterns that are uncorrectable using the standard ECC scheme. One way to extend endurance is simply to use a more powerful BCH code. However, to achieve significant endurance improvement (e.g., more than 10K program/erase cycles) it is necessary that the ECC scheme can cope with a raw bit error rate approaching 1% while retaining a high coding rate. The implementation of such a BCH code is infeasible using technology available at present or envisaged in the near future. ECC schemes which are based on low-density parity check (LDPC) codes and include a soft decoding stage offer a potential alternative. However it is difficult to generate soft outputs for flash: multiple reads are needed, voltage read levels must be selected carefully, and a significant latency penalty is incurred. Hardware implementations of soft-decoding algorithms typically have a large gate count, and performance at operational uncorrectable bit error rate is difficult to determine due to the characteristic error floor behaviour of LDPC codes.

An embodiment of a first aspect of the present invention provides a data encoding method including: storing K input data symbols; assigning the K input data symbols to respective symbol locations in a notional square array, having n rows and n columns of symbol locations, to define a plurality of k-symbol words in respective rows of the array; encoding the k-symbol words by encoding rows and columns of the array in dependence on a product code C having identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′, thereby to define a codeword, having n² code symbols corresponding to respective locations of the array, of a quarter product code C_(Q) defined by C_(Q)={X−X^(T)−(X−X^(T))^(F):X∈C} where X is an (n by n)-symbol matrix defining a codeword of the product code C, X^(T) is the transpose matrix of X, and (X−X^(T))^(F) is a reflection of matrix (X−X^(T)) in the anti-diagonal thereof; and outputting to a data channel the n′(n′−1) code symbols in the codeword of C_(Q) which correspond to respective locations in a triangular subarray confined between the diagonal and anti-diagonal of the array.

Data encoding methods embodying this invention are based on a class of codes proposed herein and referred to as “quarter product codes”. These codes are based on an underlying product code with row and columns codes which are not only identical but also reversible. With a reversible code, reversing the symbol order of any codeword produces another codeword of the code. Coding and decoding can be based on the underlying product code C, offering practical encoder/decoder implementations for quarter product codes. In particular, after assigning the input data symbols to locations in the notional array, row and columns of the array are encoded in dependence on the product code so as to produce a codeword given by X−X^(T)−(X−X^(T))^(F), where X∈C. Such a quarter product codeword has an additional degree of symmetry compared to the half product codes discussed earlier. This is due to the term (X−X^(T))^(F) which is a reflection of matrix (X−X^(T)) in the anti-diagonal, i.e., the matrix obtained by flipping all symbols of (X−X^(T)) on the anti-diagonal (defined here as the line of symbols extending diagonally across the (n by n)-symbol matrix from the top right symbol to the bottom left symbol). By construction, the array of code symbols defining every codeword of a quarter product code C_(Q) has a zero diagonal and a zero anti-diagonal. By virtue of the symmetry, the set of n′(n′−1) code symbols corresponding to locations in each triangular subarray confined between the diagonal and anti-diagonal are the same. These n′(n′−1) code symbols thus define the quarter product codeword, whereby the quarter product code has an effective length of N_(Q)=n′(n′−1), less than half that of an equivalent half product code. For a given code length, encoding methods embodying the invention permit use of longer, stronger component codes which perform better and lead to less miscorrection on decoding. This offers ECC schemes with exceptional performance even at small code lengths. By way of example, embodiments of the invention can meet desired performance criteria in NAND flash applications with 8 kB page format, as well as giving increased read bandwidth with larger page formats. In general, methods embodying the invention offer enhanced flexibility in the construction of strong ECC schemes for various applications, while providing practical, complexity-efficient encoder/decoder implementations.

The assignment of input data symbols to locations in the notional array can be effected in various ways. The assignment may be conveniently defined via the act of storing the input data symbols in memory, e.g., based on a predefined mapping between physical memory locations and notional array locations. The data symbols are assigned so as to define (typically together with additional symbols discussed below such as symbols on the diagonal/anti-diagonal and symbols defined by symmetry) the k-symbol words in respective rows of the array. To encode these k-symbol words, encoding is performed on rows and columns of the array so as to define the n² code symbols of the quarter product codeword. Note that it is not necessary to generate all n² code symbols here, but only sufficient code symbols to fully define the codeword taking account of inherent symmetries. Note also that what is considered to be a “row” and a “column” of the notional array is a matter of selection according to deemed array orientation, whereby “rows” and “columns” are effectively interchangeable herein.

After encoding into the quarter product codeword, the set of n′(n′−1) code symbols corresponding to locations in a triangular subarray confined between the diagonal and anti-diagonal of the array are output to the data channel. Note here that, due to inherent symmetries in the codeword mentioned above, the same symbol necessarily appears at multiple array locations. Symbols corresponding to locations in the triangular subarray can thus be selected from multiple array locations as convenient. This will be explained further below. The key point is that the resulting set of n′(n′−1) code symbols output to the channel are the same symbols which appear at locations in the aforementioned triangular subarray. These code symbols may be output directly or indirectly to the channel, whereby the symbols may be subject to further processing by intervening circuitry prior to supply to the channel.

For particularly efficient implementation in preferred embodiments, the encoding of the k-symbol words can be performed by systematic encoding. However, embodiments using non-systematic encoding can of course be envisaged. Embodiments may include the step of assigning further symbols, each of value zero, to locations on the diagonal and anti-diagonal of the array, whereby the k-symbol words are defined by the K input data symbols and at least some of the further symbols. In the systematic embodiments to be described, the further, zero-value symbols are assigned to all locations on the diagonals (the plural “diagonals” being used herein to mean the diagonal and the anti-diagonal collectively) as these symbols are required by the definition of C_(Q). Each k-symbol word may then include two zero-symbols, one on each of the diagonal and anti-diagonal. If k is even, i.e., k=2k′, then K can be given by K=k′(k′−1). If k is odd, i.e., k=(2k′+1), then K can be given by K=k′².

Particularly preferred embodiments include assigning the K input data symbols to a set of locations extending from the diagonal to the anti-diagonal and closest to the center of the array, and assigning like symbols to mirror locations of the set by reflecting the input data symbols at the set of locations in the diagonal and anti-diagonal of the array, thereby to define the k-symbol words in respective successive rows adjacent the center of the array. The step of encoding the k-symbol words may then include encoding each of the successive rows to obtain n code symbols for the row, and assigning like code symbols to mirror locations of locations in the successive rows by reflecting code symbols in these rows in the diagonal and anti-diagonal of the array, thereby to define a subset of the n² code symbols for the array. Sufficient columns of the array are then encoded to define the remainder of the n² code symbols for the array. These features are explained in more detail below.

In some embodiments the data channel may be a recording channel.

Hence, an embodiment of a second aspect of the invention provides a data storage method including: encoding each of successive groups of K input data symbols by a method according to the first aspect of the invention, wherein the n′(n′−1) code symbols are output to a recording channel comprising a data storage medium; and storing on the data storage medium the n′(n′−1) code symbols obtained by encoding each of the groups.

In other embodiments, the data channel may be a communications channel. Hence, an embodiment of a third aspect of the invention provides a data transmission method including: encoding each of successive groups of K input data symbols by a method according to the first aspect of the invention, wherein the n′(n′−1) code symbols are output to a communications channel; and transmitting via the communications channel the n′(n′−1) code symbols obtained by encoding each of the groups.

Decoding may be based on the product code or may employ a graph-based technique. Hence an embodiment of a fourth aspect of the invention provides a data decoding method for decoding code symbols produced by a data encoding method according to the first aspect of the invention. The data decoding method includes: storing n′(n′−1) code symbols corresponding to respective locations in the triangular subarray, thereby to define the codeword of C_(Q) having n² code symbols corresponding to respective locations of the notional array; and decoding the codeword of C_(Q) by decoding rows and columns of the array in dependence on the product code C, thereby to obtain K decoded data symbols corresponding to the K input data symbols.

An embodiment of a fifth aspect of the invention provides a data decoding method for decoding code symbols produced by a data encoding method according to the first aspect of the invention. The data decoding method includes: storing n′(n′−1) code symbols corresponding to respective locations in the triangular subarray; deriving from the n′(n′−1) code symbols n′ row codewords of the product code C, the n′ row codewords corresponding to respective successive rows of the codeword of C_(Q) having n² code symbols corresponding to respective locations of the notional array; defining a graph having n′ nodes corresponding to respective the row codewords, each node being connected to each other node by two edges representing respective common symbols in the two row codewords corresponding to the two connected nodes; and iteratively decoding the row codewords based on the graph.

Further aspects of the invention provide computer programs comprising program code means for causing a computer to perform, respectively, methods according to the first to fifth aspects of the invention. It will be understood that the term “computer” is used in the most general sense and includes any device, component or system having a data processing capability for implementing a computer program. Moreover, a computer program embodying the invention may constitute an independent program or program set or may be an element of a larger program or program set, and may be supplied, for example, embodied in a computer-readable medium such as a disk or an electronic transmission for loading in a computer. The program code means of the computer program may comprise any expression, in any language, code or notation, of a set of instructions intended to cause a computer to perform the method in question, either directly or after either or both of (a) conversion to another language, code or notation, and (b) reproduction in a different material form.

Additional aspects of the invention provide a data encoder, data decoders, data storage apparatus, a transmitter and receivers.

In general, where features are described herein with reference to an embodiment of one aspect of the invention, corresponding features may be provided in embodiments of another aspect of the invention as appropriate.

FIG. 2 is a schematic block diagram of one embodiment of data storage apparatus for reading and writing ECC encoded data on a storage medium, in this case flash memory. The storage device 1 includes a recording channel containing flash memory 2 and a read/write mechanism comprising apparatus 3 for reading and writing data in memory 2. Though shown as a single block in the figure, flash memory 2 may comprise any desired configuration of flash storage units ranging, for example, from a single chip or die to a plurality of storage banks each containing multiple packages of storage chips. Read/write apparatus 3 performs read and write operations in known manner, addressing individual memory cells for read and write purposes by applying appropriate voltages to an array of word and bit lines in memory ensemble 2. Device 1 further includes a data encoder 4 and a date decoder 5. The encoder 4 encodes input user data into code symbols in accordance with a quarter product code C_(Q) as detailed below, and outputs the code symbols to the recording channel. The data decoder 5 processes the readback symbols from read/write apparatus 4 to decode the quarter product code C_(Q) and so recover the original input data.

In general, functionality of encoder 4 and decoder 5 could be implemented in hardware or software or a combination thereof. For example, the encoding/decoding operation could be performed in whole or in part by software which configures a computer to perform the operations described. For reasons of operating speed, however, the use of hardwired logic circuits is generally preferred to implement functionality as far as possible. Suitable hardware and software implementations will be apparent to those skilled in the art from the description herein.

FIG. 3 is a more detailed schematic of the C_(Q) encoder 4. The encoder comprises memory 7 for storing input data symbols and code symbols generated in operation of the encoder, and encoder logic 8. The encoder logic includes a controller 9 for controlling storage and retrieval of symbols in memory 7 in accordance with an array map defined in the encoder logic. The array map defines a mapping between physical locations (symbol addresses) in memory 7 and locations in a notional array described below. Encoder logic 8 also includes a row encoder 10 for encoding symbols in rows of the array, and a column encoder 11 for encoding symbols in columns of the array.

Encoder 4 operates on successive groups of K input data symbols, encoding each group in accordance with quarter product code C_(Q) to produce n′(n′−1) code symbols for output to the recording channel. The K input data symbols are stored in memory 7 by controller 9, and are thereby assigned, via the mapping specified in the aforementioned array map, to respective symbol locations in the notional array. This notional array is a square array, having n rows and n columns of symbol locations. The assignment of input data symbols to the array (together with additional symbols assigned to array locations as described below) serves to define a plurality of k-symbol words in respective rows of the array. Under control of controller 9, symbols are supplied from memory 7 to row encoder 10 and column encoder 11 which perform the row and column encoding. The resulting code symbols are stored in memory 7 at addresses which map, via the array map, to the appropriate array locations as explained below.

The encoding of rows and columns in row encoder 10 and column encoder 11 is performed in dependence on a product code C which has identical row and column codes C1 and C2. The C1 and C2 code is a reversible error-correction code of dimension k and length n=2n′. The row and column encoding serves to define a codeword Y of the quarter product code C_(Q). This quarter product code (QPC) codeword Y has n² code symbols corresponding to respective locations of the notional array. Due to definition of the code C_(Q) given in detail below, the QPC codeword Y, represented in matrix form with n rows and n columns of code symbols, has a characteristic symmetrical structure. This symmetry is explained below with reference to FIG. 4.

FIG. 4 shows a matrix representation of a simple example of a QPC codeword Y with n=8. All symbols on the diagonal and anti-diagonal are of value zero. In addition, the set of symbols in the shaded triangular subarray confined between the diagonal and anti-diagonal of the n-by-n array is the same set which appears in each of the other three similar triangular subarrays. Specifically, the symbol at any given location i,j in the shaded subarray also appears at mirror locations obtained by reflecting the symbol in the diagonal and anti-diagonal. Thus, for symbol y₃₁ in the shaded subarray, reflecting this symbol in the diagonal and anti-diagonal puts like symbols at the mirror locations indicated in the figure. By virtue of this symmetry, the QPC codeword Y is completely defined by the set of n′(n′−1) code symbols in any one of the four triangular subarrays confined between diagonals. This set of code symbols (the individual symbols of which can be selected from various array locations due to the symmetry described) are thus output from memory 7 by controller 9 after the encoding process.

The construction of the quarter product code will now be explained in more detail.

As indicated above, quarter product codes are based on a product code C which has identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′. The examples to be described employ a BCH code as the reversible component code. Reversible codes have been introduced and extensively studied by Massey in “Reversible Codes,” J. L. Massey, Information and Control, vol. 7, No. 3, September 1964, pp. 369-380. In particular, it was shown that there are reversible cyclic q^(arY) BCH codes defined over the finite field F_(q), which are obtained by suitably choosing the roots of the generator polynomial of the code C_(base) of length n″. In applications, the desired code length n is often shorter than n″. We will describe here how to shorten the cyclic code to obtain a shortened reversible code of length n=2n′<n″ and provide a suitable generator matrix G for encoding.

Let C_(base) be a cyclic reversible code of length n″ and dimension k″ characterized by some parity check matrix H″. We consider the subcode that consists of all codewords x=x₁ x₂ . . . x_(n″) whose middle components are zero, i.e., x_(i)=0 for i=n′+1, n′+2, . . . , n″−n′−1. By construction, this subcode C′ is reversible. Moreover, its effective length (by removing the middle zeros) is n=2n′ and it has dimension k=n−(n″−k″). This subcode can be characterized by a parity check matrix H, which is obtained from H″ by removing the n″−2n′ middle columns.

Since C_(base) is cyclic, it has a systematic generator matrix G″ that generates codewords with k″ uncoded (systematic) components in the middle and with parity symbols at the first └(n″−k″)/2┘ and last └(n″−k″+1)/2┘ codeword components (here └u┘ denotes the largest integer not exceeding the real number u). In particular, G″ can be written as the concatenation [P″_(L)I_(k″)P^(″) _(R)] of three submatrices: a left (k″ by └(n″−k″)/2┘)−submatrix P″_(L), a (k″ by k″) identity matrix in the middle and a right (k″ by └(n″−k′+1)/2]┘−submatrix P″_(R). The shortened subcode C_(s) of length n then has a generator matrix of the form

G=[P _(L) I _(k′) P _(R)].

This is a systematic generator matrix with └(n−k)/2┘=L(n″−k″)/2┘ parity symbols at the beginning and └(n−k+1)/2┘=L(n″−k″+1)/2┘ parity symbols at the end.

We now consider a q^(ary) product code C with identical row and column codes C_(S) with parameters n=2n′, k, t (where t indicates the number of errors that can be corrected in a codeword) and rate k/n. We assume that the component code C_(S) is a reversible q^(arY) code. This implies that:

-   -   if the (n by n)-symbol matrix X is a codeword of C, then so is         the transpose matrix X^(T) because the row and column code are         the same;     -   if X is a codeword of C, then so is X^(F) because the row and         column code are the same and reversible (where the X^(F) denotes         a reflection of matrix X in the anti-diagonal, i.e., the matrix         obtained by flipping all elements of X on the anti-diagonal).

For the product code C, the corresponding quarter product code C_(Q) is defined as the subcode given by:

C _(Q) ={X−X ^(T)−(X−X ^(T))^(F) :X∈C}.

Note that the C_(Q) is defined independently of the encoder of the product code C. By construction, every codeword Y of C_(Q) has a zero diagonal and zero anti-diagonal. By symmetry, the entries in a triangular subarray confined between the two diagonals determine the codeword as illustrated in FIG. 4. Thus, the effective codeword length of the QPC is N_(Q)=(n²−2n)/4=n′²−n′=n′(n′−1).

Let g(.) denote the encoder for the product code C that is obtained by operating the generator matrix G of the component code row-wise and column-wise. In the example to be described, we assume that the input user data for the product code is placed in the center kxk square array within the n×n array, though other locations are of course possible. For encoding of the QPC C_(Q), the input data can be placed at the center bottom of the upper triangular subarray of the n×n array. This subarray is characterized by the set of indices I={(i,j):i<j, i<n−j}∩{(i,j):i>└(n−k)/2┘, j≦n/2}∩{(i,j):i>└(n−k+1)/2┘, j>n/2}

In this case, the input space is given by D={U=[u_(ij)]∈F_(q) ^(n×n):u_(ij)=0 for (i,j)∉I} and encoding can be done with the encoder g(.) of the product code C:

C _(Q) ={Y=g(U)+g(U)^(T)+(g(U)+g(U)^(T))^(F) :U∈D}

A first example of the QPC encoding scheme will now be described based on a product code C with a reversible (n=2n′, k, t) component code C_(S) where k is even, i.e., k=2k′. In this simple example, n′=8 and k′=4, whereby n=16 and k=8. The dimension of the QPC is K==12.

FIGS. 5 a and 5 b indicate how symbols are assigned to locations in the notional 16×16 array to define the (k=8)-symbol input words for the encoding operation. The K=12 input data symbols (denoted here by u_(i,j)) are assigned, via the array map in controller 9 of encoder 4, to a set of locations extending from the diagonal to the anti-diagonal and closest to the center of the array. In this example, the input data symbols are assigned to locations in the upper triangular subarray as indicated by the shaded area in FIG. 5 a. Controller 9 also assigns further symbols, each of value zero, to all locations on the diagonals. In addition, for the set of input data symbols in the shaded area, controller 9 assigns like symbols to mirror locations of the set by reflecting the input data symbols in the diagonal and anti-diagonal of the array. The resulting symbols at these mirror locations are indicated by shading in FIG. 5 b. As a result of this symbol assignment, four (k=8)-symbol words are defined, one in each of the k′=4 successive rows adjacent the center of the array, as indicated in FIG. 5 b. Note that, by virtue of the symmetry described above, these k-symbols words also define all symbols in the rectangular subarray bounded by the dotted lines in the figure through reflection of symbols in the diagonals to their respective mirror locations.

Next, the k′=4 successive rows containing the (k=8)-symbol words shown in FIG. 5 b are encoded in parallel by row encoder 10 using the systematic generator matrix G of the reversible component code. Since systematic encoding is employed in this embodiment, the input data is retained in the resulting row codewords. Encoding of each row generates four parity symbols (denoted by p in the figure) assigned to the first four locations of the row and four parity symbols (denoted by p_(ij) in the figure) assigned to the last four locations of the row. Encoding of these k′=4 rows results in four rows of n=16 code symbols as shown in FIG. 6, where the parity symbols are indicated by shading. The controller 9 then assigns like code symbols to mirror locations of locations in these rows by reflecting code symbols in these rows in the diagonals of the array. Specifically, the end-of-row parity symbols p₁₁, p₁₂, . . . , p₄₄ form a 4×4 parity array which is reflected in the diagonals, corresponding to a 180-degree rotation of the parity array, to the mirror locations indicated by shading in FIG. 7. (By virtue of the symmetry described above, the row encoding step also serves to define all symbols in the rectangular subarrays bounded by dotted lines in the figure).

The row encoding step thus defines a subset of the n² code symbols for the array. In the ensuing column encoding step, sufficient columns of the array are encoded to define the remainder of the n² code symbols for the array. In this example, the middle k=8 locations in each of (n′−k′−1)=3 successive columns at the left-hand edge of the array provide the inputs for the row encoding stage. Each of these columns is encoded in parallel by column encoder 11 using the systematic generator matrix G of the reversible component code. This generates the parity symbols, denoted by p′, at the locations shown in FIG. 8. The parity symbols for the (n′−k′=4)^(th) column in from the left are also defined by symmetry from the parity symbols p′ in the first three columns. The column encoding step thus defines the parity symbols shown in the shaded regions of FIG. 8. In addition, symbols in the two square subarrays bounded by dotted lines in the figure are also defined by symmetry, whereby all n² code symbols for the array are defined following column encoding.

Due to the symmetry, the resulting codeword Y of the quarter product code C_(Q) is fully defined by the set of n′(n′−1)=56 code symbols in any one of the four triangular subarrays confined between the array diagonals. This set of code symbols is supplied by controller 9 as the output of C_(Q) encoder 4. Of course, since the same symbol appears at multiple array locations, the individual n′(n′−1)=56 output symbols corresponding to locations in the triangular subarray can be selected by controller 9 from multiple array locations as convenient. By way of example, the selection of output symbols in this embodiment is indicated by shading in FIG. 9. The output consists of the input data (because of the systematic encoding) and the parity symbols that lie in the intersection of the left triangular subarray and the first (n′−k′)=4 columns. It can be seen that, by symmetry, these 56 code symbols are the same symbols which appear at the 56 locations in any triangular subarray between the diagonals.

It will be understood that, while all n² code symbols in the array are defined by the above encoding process, not all code symbols need actually be stored in memory 7 because of the codeword symmetry. The way in which symbols are actually written and read in memory 7, and thus also the memory requirement, will depend on the particular hardware architecture employed. If the row and column encoding steps described above generate all symbols in the encoded rows and columns, then a memory of size ((n′−k′)²+n′(n′+k′))<2n′² (here 112<128) symbols is required. This corresponds to the regions of the array bounded by the vertical and horizontal rectangles in FIG. 9. To save memory here, the 4×4 parity array of parity symbols p₁₁, p₁₂, . . . p₄₄ in FIG. 6 could be stored only once, corresponding to the mirror locations in the first n′−k′ columns shown FIG. 7.) In general, however, many memory architectures can be envisaged here, with the overall minimum memory requirement being 56 symbols.

Another example of the QPC encoding scheme is illustrated in FIGS. 10 a to 10 e. This example is based on a product code C with a reversible (n=2n′, k, t) component code C_(s) where k is odd, i.e., k=(2k′+1). In this simple example, n′=7 and k′=3, whereby n=14 and k=7. The dimension of the QPC is K=k′²=9.

FIG. 10 a indicates assignment of the K=9 input data symbols to locations in the upper triangular subarray of the 14×14 array. FIG. 10 b indicates assignment of like symbols to mirror locations of the input data symbols to define three (k=7)-symbol words, one in each of the k′=3 successive rows adjacent the center of the array. FIG. 10 c illustrates the result of row encoding of these k′=3 rows using the systematic generator matrix G of the reversible component code. Three parity symbols (denoted by p in the figure) are assigned to the first three locations of each row. Four parity symbols (denoted by p_(ij) in the figure) are assigned to the last four locations of each row Like code symbols are assigned to mirror locations of the end-of-row parity symbols P₁₁, P₁₂, . . . , p₃₄ as indicated by the arrow in FIG. 10 d. At the end of the row encoding step, code symbols are defined for the middle six locations in each of (n′−k′)=4 successive columns at the left-hand edge of the array. The (n′−k′=4)^(th) column in from the left is encoded first in column encoder 11 using the systematic generator matrix G of the reversible component code. This generates the parity symbols p₁′, . . . , p₆′ shown in FIG. 10 d for this column. The first three parity symbols p₁′, p₂′, p₃′ are then assigned to their mirror locations in the first three columns at the beginning of the 4^(th) row. This is indicated by the arrow in FIG. 10 e. The first three columns are then encoded in parallel by column encoder 11 using the systematic generator matrix G of the reversible component code. This defines all parity symbols denoted by p″ in FIG. 10 e. The output consists of the n′(n′−1)=42 output symbols corresponding to locations in a triangular subarray between the diagonals. Again these symbols can be obtained, for example, from the input data symbols and the parity symbols that lie in the intersection of the left triangular subarray and the first (n′−k′)=4 columns.

The minimum memory requirement for the second example is 42 symbols. However, if row and column encoding steps operate over entire rows and columns, then a memory of size ((n′−k′)²+n′(n′+k′))<2n′² (here 86<98) symbols is required. To save memory here, the 3×4 parity array of parity symbols p₁₁, p₁₂, . . . , p₃₄ in FIG. 10 c could be stored only once, corresponding to the mirror locations in the first n′−k′ columns shown FIG. 10 d.) Again, however, many possible memory architectures can be envisaged.

The same memory structure used in the encoding operations above can be employed in C_(Q) decoder 5 for the decoding operation. FIG. 11 is a schematic diagram of a first embodiment of the C_(Q) decoder. This decoder 15 comprises memory 16 and decoder logic 17. Memory 16 stores n′(n′−1) readback code symbols received from the channel and symbols generated in operation of the decoder. The decoder logic 17 includes a controller 18, a row decoder 19 and a column decoder 20. Controller 18 controls storage and retrieval of symbols in memory 16, in accordance with the array map discussed above, during the decoding operation. In particular, the n′(n′−1) readback code symbols define an input C_(Q) codeword, having n² code symbols corresponding to respective array locations, for the decoding operation. The row and column decoders 19 and 20 operate to decode this input codeword by decoding rows and columns of the array in dependence on the product code C, exploiting the symmetries in the array described above. The decoding proceeds iteratively on rows and columns, similar to the way turbo product codes are decoded. The decoder thus operates to produce K decoded data symbols corresponding to the original K input data symbols for the C_(Q) codeword. These K data symbols provide the output of the decoder.

While decoder 15 decodes the C_(Q) code as a product code, an alternative implementation can exploit a graph-based decoding technique. An example of such a decoder is illustrated schematically in FIG. 12. This decoder 25 comprises memory 26 and decoder logic 27, including controller 28, generally as for decoder 15 above, but an iterative decoder 29 replaces the row and column decoders of FIG. 11. In operation, controller 28 uses the array map to derive n′ row codewords of the product code C from the n′(n′−1) readback code symbols received from the channel. In particular, the n′(n′−1) readback symbols define an input C_(Q) codeword with n² code symbols corresponding to respective array locations. The n′ row codewords of the product code C correspond to respective successive rows of this input codeword. An example of how the row codewords are derived is indicated in FIG. 13 for the simple codeword Y of FIG. 4.

The n′(n′−1) readback code symbols correspond to respective locations in the upper triangular subarray between the array diagonals. These symbols define an input C_(Q) codeword with n² code symbols corresponding to respective array locations. The n′=4 row codewords corresponding to the first four rows of the array are fully defined by the input code symbols in accordance with the four lines labelled rc1 to rc4 in FIG. 13. In effect, the first n′ row codewords rc1 to rcn′ are “folded” into the triangular subarray including the bounding diagonal symbols which are zero by construction.

The row codewords rc1 to rcn′ are supplied to iterative decoder 29 which defines a graph based on these codewords. Such a graph is illustrated schematically in FIG. 14 for the array of FIG. 13. The graph has n′ nodes corresponding to respective row codewords rc1 to rcn′. Each node is connected to each other node by two edges. The edges between two nodes represent respective common symbols in the two row codewords corresponding to those nodes. In particular, consideration of FIG. 13 shows that each pair of row codewords rc1 to rcn′ intersect at two locations and thus have two symbols in common. Based on such a graph, decoder 29 can perform iterative decoding of the row codewords rc1 to rcn′ as will be apparent to those skilled in the art. Briefly, decoder 29 can decode the row codewords one-by-one. Each time a row codeword is successfully decoded, symbol-values associated with the edges leaving the corresponding node are corrected accordingly. The process then iterates until all codewords have been decoded successfully or a predetermined maximum number of iterations has been reached. The resulting K decoded data symbols corresponding to the original K input data symbols are then output by controller 28.

The QPC schemes described above offer complexity-efficient, reliable ECC systems with much smaller codeword lengths than prior product-code based codes. This allows longer, stronger component codes to be used for a given code length, leading to fewer decoding errors and improved ECC performance. QPC schemes offer enhanced flexibility in design of ECC schemes with simple, efficient encoder/decoder implementations, and good performance even at small code lengths. For example there exist interesting instances of QPCs for flash applications, such as: a QPC of rate 0.852 and length 71,022, (based on a component (n=534, k=493, t=4) BCH code) which fits on a 8 kB physical MLC-Flash page; and a QPC of rate 0.860 and length 79,242, based on a component (n=564, k=523, t=4) BCH code, which has dimension 68,121 and, thus, can hold a 8 kB logical MLC-Flash page. Further instances of interesting QPCs are as follows: a rate-0.836 QPC of length 46,872 and dimension 39,204 (based on a component (n=434, k=397, t=4) BCH code) which fits into a third of a 16 kB physical MLC-Flash page; a rate-0.826 QPC of length 41,412 and dimension 34,225 (based on a component (n=408, k=371, t=4) BCH code) which can hold a 4 kB logical MLC-Flash page.

By way of illustration, parameters of the length-79,242 QPC are indicated in FIG. 15, together with parameters of three other codes, namely a rate 0.856 turbo product code (TPC), a rate 0.844 TPC, and a rate 0.864 half product code (HPC). FIG. 16 indicates performance of these codes, together with a rate 0.854 (n=9592, k=8192, t=100) BCH code, in terms of output versus input bit error rates (BERs) of the decoder. The performance curves are based on analytical approximations that relate the raw channel bit error rate (RBER) at the decoder input to the unrecoverable bit error rate (UBER) at the decoder output. The QPC, like the other codes here, can be fully characterized down to the error floor, permitting such analysis. The dashed curves indicate performance of the corresponding code on the error floor. The horizontal line in this plot corresponds to a target BER of 10⁻¹⁵. The corresponding input (raw) BER for the codes at this target rate (assuming no mis-corrections) is also indicated in FIG. 15. The rate 0.844 TPC and the rate 0.864 HPC have already hit the error floor at the target rate. It can be seen that the QPC meets the 10⁻¹⁵ target error rate, giving better performance with less than half the code length of the HPC, and thus significantly higher read bandwidth. Indeed, performance of the QPC is only marginally below that of the rate 0.856 TPC, even with the much smaller code length and much higher read bandwidth.

While particular examples are given above, numerous other QPCs exist and various alternative encoder/decoder implementations are possible as will be apparent to those skilled in the art. As indicated earlier, the QPC is defined independently of the encoder of the product code C. Clearly, the encoder detailed above is not unique and many other encoders exist. For example, one can choose any K-dimensional subspace D of the n×n q^(arY) array F_(q) ^(n×n) and any encoder g(.) of the n×n product code C provided that the kernel of the linear map f: D→F_(q) ^(n×n), given by f(U)=g(U)+g(U)^(T)+(g(U)+g(U)^(T))^(F), is zero. One skilled in the art can readily find other ways to obtain equivalent encoders to that described for the reversible component code, e.g., by considering linear feedback shift register encoders, or other encoders with parity symbols in the middle of the codewords, or other non-systematic encoders. The reversible component code may be based on codes other than BCH codes, and other embodiments may use non-systematic encoding of the input data.

QPCs may of course be applied to ECC schemes in other applications such as storage applications with a storage medium other than flash memory, e.g., other types of solid-state memory devices, as well as transmission applications. FIG. 17 shows a simplified schematic of such a transmission system 35. The transmitter of the system comprises a C_(Q) encoder 36 as described above, a modulator 37, and a transmission device (TX) 38. Code symbols output by C_(Q) encoder 36 are supplied, via modulator 37, to a data communications channel wherein transmission device 38 generates a signal for transmitting the code symbols over a communications link 39. The link 39 here may in general comprise a physical (wired or wireless) link or a logical link over a plurality of physical links. A receiver of the system comprises a receiving device (RX) 40 for receiving the signal transmitted over link 39, a demodulator 41 for demodulating the received signal, and a C_(Q) decoder 42 as described above for decoding the resulting code symbols received from the demodulator.

While the row and column encoding is ideally performed by parallel encoding of rows and columns respectively as far as possible, rows and columns could of course be encoded sequentially in some embodiments.

It will be appreciated that many other changes and modifications can be made to the exemplary embodiments described without departing from the scope of the invention.

The present invention may be a system, a method, and/or a computer program product. The computer program product may include a computer readable storage medium (or media) having computer readable program instructions thereon for causing a processor to carry out aspects of the present invention.

The computer readable storage medium can be a tangible device that can retain and store instructions for use by an instruction execution device. The computer readable storage medium may be, for example, but is not limited to, an electronic storage device, a magnetic storage device, an optical storage device, an electromagnetic storage device, a semiconductor storage device, or any suitable combination of the foregoing. A non-exhaustive list of more specific examples of the computer readable storage medium includes the following: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a static random access memory (SRAM), a portable compact disc read-only memory (CD-ROM), a digital versatile disk (DVD), a memory stick, a floppy disk, a mechanically encoded device such as punch-cards or raised structures in a groove having instructions recorded thereon, and any suitable combination of the foregoing. A computer readable storage medium, as used herein, is not to be construed as being transitory signals per se, such as radio waves or other freely propagating electromagnetic waves, electromagnetic waves propagating through a waveguide or other transmission media (e.g., light pulses passing through a fiber-optic cable), or electrical signals transmitted through a wire.

Computer readable program instructions described herein can be downloaded to respective computing/processing devices from a computer readable storage medium or to an external computer or external storage device via a network, for example, the Internet, a local area network, a wide area network and/or a wireless network. The network may comprise copper transmission cables, optical transmission fibers, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers. A network adapter card or network interface in each computing/processing device receives computer readable program instructions from the network and forwards the computer readable program instructions for storage in a computer readable storage medium within the respective computing/processing device.

Computer readable program instructions for carrying out operations of the present invention may be assembler instructions, instruction-set-architecture (ISA) instructions, machine instructions, machine dependent instructions, microcode, firmware instructions, state-setting data, or either source code or object code written in any combination of one or more programming languages, including an object oriented programming language such as Smalltalk, C++ or the like, and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The computer readable program instructions may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider). In some embodiments, electronic circuitry including, for example, programmable logic circuitry, field-programmable gate arrays (FPGA), or programmable logic arrays (PLA) may execute the computer readable program instructions by utilizing state information of the computer readable program instructions to personalize the electronic circuitry, in order to perform aspects of the present invention.

Aspects of the present invention are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer readable program instructions.

These computer readable program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks. These computer readable program instructions may also be stored in a computer readable storage medium that can direct a computer, a programmable data processing apparatus, and/or other devices to function in a particular manner, such that the computer readable storage medium having instructions stored therein comprises an article of manufacture including instructions which implement aspects of the function/act specified in the flowchart and/or block diagram block or blocks.

The computer readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other device to cause a series of operational steps to be performed on the computer, other programmable apparatus or other device to produce a computer implemented process, such that the instructions which execute on the computer, other programmable apparatus, or other device implement the functions/acts specified in the flowchart and/or block diagram block or blocks.

The flowchart and block diagrams in the Figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods, and computer program products according to various embodiments of the present invention.

In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of instructions, which comprises one or more executable instructions for implementing the specified logical function(s). In some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions. 

1.-19. (canceled)
 20. A data encoder comprising memory for storing K input data symbols and encoder logic adapted to: assign the K input data symbols to respective symbol locations in a notional square array, having n rows and n columns of symbol locations, to define a plurality of k-symbol words in respective rows of the array; encode the k-symbol words by encoding rows and columns of the array in dependence on a product code C having identical row and column codes, each being a reversible error-correction code of dimension k and length n=2n′, thereby to define a codeword, having n² code symbols corresponding to respective locations of the array, of a quarter product code C_(Q) defined by C_(Q)={X−X^(T)−(X−X^(T))^(F):X∈C} where X is an (n by n)-symbol matrix defining a codeword of the product code C, X^(T) is the transpose matrix of X, and (X−X^(T))^(F) is a reflection of matrix (X−X^(T)) in the anti-diagonal thereof; and output to a data channel the n′(n′−1) code symbols in the codeword of C_(Q) which correspond to respective locations in a triangular subarray confined between the diagonal and anti-diagonal of the array.
 21. A data decoder for decoding code symbols produced by a data encoder as claimed in claim 20, the data decoder comprising: memory configured to store n′(n′−1) code symbols corresponding to respective locations in the triangular subarray, thereby to define the codeword of C_(Q) having n² code symbols corresponding to respective locations of the notional array; and decoder logic adapted to decode the codeword of C_(Q) by decoding rows and columns of the array in dependence on the product code C, thereby to obtain K decoded data symbols corresponding to the K input data symbols.
 22. A data decoder for decoding code symbols produced by the data encoder of claim 20, the data decoder comprising memory configured to store n′(n′−1) code symbols corresponding to respective locations in the triangular subarray, and decoder logic adapted to: derive from the n′(n′−1) code symbols n′ row codewords of the product code C, the n′ row codewords corresponding to respective successive rows of the codeword of C_(Q) having n² code symbols corresponding to respective locations of the notional array; define a graph having n′ nodes corresponding to respective the row codewords, each node being connected to each other node by two edges representing respective common symbols in the two row codewords corresponding to the two connected nodes; and iteratively decode the row codewords based on the graph.
 23. A data storage apparatus, comprising: a data storage medium; a read/write mechanism configured to read and write data on the storage medium; and the data encoder as claimed in claim 21, the encoder being arranged to output the n′(n′−1) code symbols to the read/write mechanism for storage on the storage medium.
 24. The data storage apparatus of claim 23, wherein the storage medium comprises flash memory.
 25. A transmitter, comprising: the data encoder of claim 20; and a transmission device configured to transmit the n′(n′−1) code symbols output by the encoder over a communications link.
 26. A receiver, comprising: a receiving device configured to receive code symbols transmitted over a communications link; and the data decoder of claim
 21. 